SLLS301K - APRIL 1998 - REVISED JANUARY 2003

- Meets or Exceeds the Requirements of ANSI TIA/EIA-644-1995 Standard
- Signaling Rates up to 400 Mbps
- Bus-Terminal ESD Exceeds 12 kV
- Operates From a Single 3.3-V Supply
- Low-Voltage Differential Signaling With Typical Output Voltages of 350 mV and a 100- $\Omega$  Load
- Propagation Delay Times


Driver: 1.7 ns TypReceiver: 3.7 ns Typ


- Power Dissipation at 200 MHz
   Driver: 25 mW Typical
  - Receiver: 60 mW Typical
- LVTTL Input Levels Are 5-V Tolerant
- Receiver Maintains High Input Impedance With V<sub>CC</sub> < 1.5 V</li>
- Receiver Has Open-Circuit Fail Safe


#### description

The SN65LVDS179, SN65LVDS180, SN65LVDS050, and SN65LVDS051 are differential line drivers and receivers that use low-voltage differential signaling (LVDS) to achieve signaling rates as high as 400 Mbps. The TIA/EIA-644 standard compliant electrical interface provides a minimum differential output voltage magnitude of 247 mV into a  $100-\Omega$  load and receipt of 50-mV signals with up to 1 V of ground potential difference between a transmitter and receiver.

The intended application of this device and signaling technique is for point-to-point baseband data transmission over controlled impedance media of approximately  $100-\Omega$  characteristic impedance. The transmission media may be printed-circuit board traces, backplanes, or cables. (Note: The ultimate rate and distance of data transfer is dependent upon the attenuation characteristics of the media, the noise coupling to the environment, and other application specific characteristics).







The devices offer various driver, receiver, and enabling combinations in industry standard footprints. Since these devices are intended for use in simplex or distributed simplex bus structures, the driver enable function does not put the differential outputs into a high-impedance state but rather disconnects the input and reduces the quiescent power used by the device. (For these functions with a high-impedance driver output, see the SN65LVDM series of devices.) All devices are characterized for operation from  $-40^{\circ}$ C to  $85^{\circ}$ C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



#### **AVAILABLE OPTIONS**

	PACKAGE						
SMALL OUTLINE (D)							
SN65LVDS050D	_	SN65LVDS050PW					
SN65LVDS051D	_	SN65LVDS051PW					
SN65LVDS179D	SN65LVDS179DGK						
SN65LVDS180D	_	SN65LVDS180PW					

#### **Function Tables**

#### **SN65LVDS179 RECEIVER**

INPUTS	OUTPUT
$V_{ID} = V_A - V_B$	R
$V_{ID} \ge 50 \text{ mV}$	Н
$-50 \text{ mV} < V_{\text{ID}} < 50 \text{ mV}$	?
V <sub>ID</sub> ≤ –50 mV	L
Open	Н

H = high level, L = low level, ? = indeterminate

#### **SN65LVDS179 DRIVER**

INPUT	OUTPUTS				
D	Y Z				
L	L	Н			
Н	Н	L			
Open	L	Н			

H = high level, L = low level

#### SN65LVDS180, SN65LVDS050, and SN65LVDS051 RECEIVER

INPUTS		OUTPUT
$V_{ID} = V_A - V_B$	RE	R
$V_{ID} \ge 50 \text{ mV}$	L	Н
$-50 \text{ mV} < \text{V}_{\text{ID}} < 50 \text{ mV}$	L	?
$V_{ID} \le -50 \text{ mV}$	L	L
Open	L	Н
X	Н	Z

H = high level, L = low level, Z = high impedance, X = don't care


#### SN65LVDS180, SN65LVDS050, and SN65LVDS051 DRIVER

INPUTS		OUTI	PUTS
D	DE	Υ	Z
L	Н	L	Н
Н	Н	Н	L
Open	Н	L	Н
Х	L	OFF	OFF

H = high level, L = low level, OFF = No Output, X = don't care



#### equivalent input and output schematic diagrams



### absolute maximum ratings over operating free-air temperature (unless otherwise noted)†

Supply voltage range, V <sub>CC</sub> (see Note 1)	0.5 V to 4 V
Voltage range: D, R, DE, RE	0.5 V to 6 V
Y, Z, A, and B	0.5 V to 4 V
Electrostatic discharge: Y, Z, A, B, and GND (see Note 2)	CLass 3, A:12 kV, B:600 V
All	Class 3, A:7 kV, B:500 V
Continuous power dissipation	See Dissipation Rating Table
Storage temperature range	–65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	250°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. All voltage values, except differential I/O bus voltages are with respect to network ground terminal.

2. Tested in accordance with MIL-STD-883C Method 3015.7.

SLLS301K - APRIL 1998 - REVISED JANUARY 2003

#### **DISSIPATION RATING TABLE**

PACKAGE	$T_{\mbox{\scriptsize A}} \le 25^{\circ}\mbox{\scriptsize C}$ POWER RATING	DERATING FACTOR ABOVE T <sub>A</sub> = 25°C <sup>†</sup>	T <sub>A</sub> = 85°C POWER RATING
PW(14)	736 mW	5.9 mW/°C	383 mW
PW(16)	839 mW	6.7 mW/°C	437 mW
D(8)	635 mW	5.1 mW/°C	330 mW/°C
D(14)	987 mW	7.9 mW/°C	513 mW/°C
D(16)	1110 mW	8.9 mW/°C	577 mW/°C
DGK	424 mW	3.4 mW/°C	220 mW

<sup>†</sup>This is the inverse of the junction-to-ambient thermal resistance when board-mounted and with no air flow.

#### recommended operating conditions

	MIN	NOM	MAX	UNIT
Supply voltage, V <sub>CC</sub>	3	3.3	3.6	V
High-level input voltage, V <sub>IH</sub>	2			V
Low-level input voltage, V <sub>IL</sub>			0.8	V
Magnitude of differential input voltage,  VID	0.1		0.6	V
Magnitude of differential output voltage with disabled driver,  VOD(dis)			520	mV
Driver output voltage, VOY or VOZ	0		2.4	V
Common-mode input voltage, V <sub>IC</sub> (see Figure 5)	$\frac{\left V_{\text{ID}}\right }{2}$		$2.4 - \frac{\left V_{ID}\right }{2}$	V
			V <sub>CC</sub> -0.8	
Operating free-air temperature, T <sub>A</sub>	-40		85	°C

### device electrical characteristics over recommended operating conditions (unless otherwise noted)

PARAMETER		METER	TEST CONDITIONS	MIN	TYP†	MAX	UNIT
		SN65LVDS179	No receiver load, driver $R_L = 100 \Omega$		9	12	mA
			Driver and receiver enabled, no receiver load, driver R <sub>L</sub> = 100 $\Omega$		9	12	
		SN65LVDS180	Driver enabled, receiver disabled, $R_L$ = 100 $\Omega$		5	7	m ^
		21402FAD2190	Driver disabled, receiver enabled, no load		1.5	2	mA
	0		Disabled		0.5	1	
Icc	current		Drivers and receivers enabled, no receiver loads, driver $R_L$ = 100 $\Omega$		12	20	
			Drivers enabled, receivers disabled, $R_L = 100 \Omega$		10	16	
	Drivers disabled, receivers enabled, no loads Disabled		3	6	mA		
		Disabled		0.5	1		
		SN65LVDS051	Drivers enabled, no receiver loads, driver $R_L = 100 \Omega$		12	20	m ^
		31403LVD3051	Drivers disabled, no loads		3	6	mA

<sup>&</sup>lt;sup>†</sup> All typical values are at 25°C and with a 3.3-V supply.



SLLS301K - APRIL 1998 - REVISED JANUARY 2003

### driver electrical characteristics over recommended operating conditions (unless otherwise noted)

	PARAME	TER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
IV <sub>OD</sub> I	Differential output voltage m	agnitude	B: -100 O	247	340	454	
$\Delta  V_{OD} $	Change in differential outpu states	t voltage magnitude between logic	R <sub>L</sub> = 100 Ω, See Figures 1 and 2	-50		50	mV
V <sub>OC</sub> (SS)	Steady-state common-mode	output voltage		1.125	1.2	1.375	V
ΔV <sub>OC</sub> (SS)	Change in steady-state complogic states	mon-mode output voltage between	See Figure 3	-50		50	mV
V <sub>OC(PP)</sub>	Peak-to-peak common-mode	output voltage			50	150	mV
l	High lovel input gurrent	DE	Va. EV		-0.5	-20	^
lΉ	High-level input current	D	V <sub>IH</sub> = 5 V		2	20	μΑ
1	Low lovel input ourrent	DE	V <sub>0</sub> , 0.9.V		-0.5	-10	^
IIL	Low-level input current	D	V <sub>IL</sub> = 0.8 V		2	10	μΑ
laa	Chart aireuit autaut aureat		$V_{OY}$ or $V_{OZ} = 0$ V		3	10	A
los	Short-circuit output current		$V_{OD} = 0 V$		3	10	mA
			DE = 0 V, V <sub>OY</sub> = V <sub>OZ</sub> = 0 V				
IO(OFF)			DE = V <sub>CC</sub> , V <sub>OY</sub> = V <sub>OZ</sub> = 0 V, V <sub>CC</sub> < 1.5 V	<b>-</b> 1		1	μА
C <sub>IN</sub>	Input capacitance				3		pF

SLLS301K - APRIL 1998 - REVISED JANUARY 2003

## receiver electrical characteristics over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
V <sub>IT+</sub>	Positive-going differential input voltage threshold	See Figure 5 and Table 1			50	mV
$V_{IT-}$	Negative-going differential input voltage threshold	See Figure 5 and Table 1	-50			IIIV
Vall	High-level output voltage	$I_{OH} = -8 \text{ mA}$	2.4			V
VOH	nigir-level output voltage	I <sub>OH</sub> = -4 mA	2.8			V
$V_{OL}$	Low-level output voltage	$I_{OL} = 8 \text{ mA}$			0.4	V
	Input ourroot (A or D inpute)	V <sub>I</sub> = 0	-2	-11	-20	
11	Input current (A or B inputs)	V <sub>I</sub> = 2.4 V	-1.2	-3		μΑ
I <sub>I</sub> (OFF)	Power-off input current (A or B inputs)	$V_{CC} = 0$			±20	μΑ
ΙΗ	High-level input current (enables)	V <sub>IH</sub> = 5 V			±10	μΑ
I <sub>IL</sub>	Low-level input current (enables)	V <sub>IL</sub> = 0.8 V			±10	μΑ
loz	High-impedance output current	V <sub>O</sub> = 0 or 5 V			±10	μΑ
Cl	Input capacitance			5	·	pF

<sup>†</sup> All typical values are at 25°C and with a 3.3-V supply.

## driver switching characteristics over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
<sup>t</sup> PLH	Propagation delay time, low-to-high-level output			1.7	2.7	ns
<sup>t</sup> PHL	Propagation delay time, high-to-low-level output			1.7	2.7	ns
t <sub>r</sub>	Differential output signal rise time	$R_L = 100 \Omega$ , $C_L = 10 pF$ , See Figure 2		0.8	1	ns
t <sub>f</sub>	Differential output signal fall time			0.8	1	ns
tsk(p)	Pulse skew ( t <sub>pHL</sub> – t <sub>pLH</sub>  ) <sup>‡</sup>	]		300		ps
tsk(o)	Channel-to-channel output skew§			150		ps
t <sub>en</sub>	Enable time	See Figure 4		4.3	10	ns
t <sub>dis</sub>	Disable time	See Figure 4		3.1	10	ns

<sup>&</sup>lt;sup>†</sup> All typical values are at 25°C and with a 3.3-V.



<sup>‡</sup>t<sub>sk(p)</sub> is the magnitude of the time difference between the high-to-low and low-to-high propagation delay times at an output.

 $<sup>\</sup>S t_{sk(0)}$  is the magnitude of the time difference between the outputs of a single device with all of their inputs connected together.

<sup>¶</sup> tsk(pp) is the magnitude of the time difference in propagation delay times between any specified terminals of two devices when both devices operate with the same supply voltages, same temperature, and have identical packages and test circuits.

SLLS301K - APRIL 1998 - REVISED JANUARY 2003

## receiver switching characteristics over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP†	MAX	UNIT
tPLH	Propagation delay time, low-to-high-level output			3.7	4.5	ns
tPHL	Propagation delay time, high-to-low-level output			3.7	4.5	ns
t <sub>sk(p)</sub>	Pulse skew ( t <sub>pHL</sub> - t <sub>pLH</sub>  ) <sup>‡</sup>	C <sub>L</sub> = 10 pF, See Figure 6		0.3		ns
t <sub>r</sub>	Output signal rise time			0.7	1.5	ns
t <sub>f</sub>	Output signal fall time			0.9	1.5	ns
<sup>t</sup> PZH	Propagation delay time, high-level-to-high-impedance output			2.5		ns
tPZL	Propagation delay time, low-level-to-low-impedance output	See Figure 7		2.5		ns
tPHZ	Propagation delay time, high-impedance-to-high-level output	See Figure /		7		ns
t <sub>PLZ</sub>	Propagation delay time, low-impedance-to-high-level output			4		ns

<sup>&</sup>lt;sup>†</sup> All typical values are at 25°C and with a 3.3-V.

<sup>‡</sup>t<sub>SK(D)</sub> is the magnitude of the time difference between the high-to-low and low-to-high propagation delay times at an output.

<sup>§</sup> t<sub>sk(o)</sub> is the magnitude of the time difference between the outputs of a single device with all of their inputs connected together.

<sup>\$\</sup>int\_{\text{sk(pp)}}\$ is the magnitude of the time difference in propagation delay times between any specified terminals of two devices when both devices operate with the same supply voltages, same temperature, and have identical packages and test circuits.

#### PARAMETER MEASUREMENT INFORMATION

#### driver





Figure 1. Driver Voltage and Current Definitions




NOTE A: All input pulses are supplied by a generator having the following characteristics:  $t_f$  or  $t_f \le 1$  ns, pulse repetition rate (PRR) = 50 Mpps, pulse width =  $10 \pm 0.2$  ns.  $C_L$  includes instrumentation and fixture capacitance within 0,06 mm of the D.U.T.

Figure 2. Test Circuit, Timing, and Voltage Definitions for the Differential Output Signal




#### PARAMETER MEASUREMENT INFORMATION

#### driver (continued)



NOTE A: All input pulses are supplied by a generator having the following characteristics:  $t_f$  or  $t_f \le 1$  ns, pulse repetition rate (PRR) = 50 Mpps, pulse width =  $10\pm0.2$  ns.  $C_L$  includes instrumentation and fixture capacitance within 0,06 mm of the D.U.T. The measurement of  $V_{OC(PP)}$  is made on test equipment with a -3 dB bandwidth of at least 300 MHz.

Figure 3. Test Circuit and Definitions for the Driver Common-Mode Output Voltage



NOTE A: All input pulses are supplied by a generator having the following characteristics:  $t_f$  or  $t_f \le 1$  ns, pulse repetition rate (PRR) = 0.5 Mpps, pulse width =  $500 \pm 10$  ns.  $C_L$  includes instrumentation and fixture capacitance within 0,06 mm of the D.U.T.

Figure 4. Enable and Disable Time Circuit and Definitions

#### PARAMETER MEASUREMENT INFORMATION

#### receiver





Figure 5. Receiver Voltage Definitions

Table 1. Receiver Minimum and Maximum Input Threshold Test Voltages

APPLIED VOLTAGES (V)		RESULTING DIFFERENTIAL INPUT VOLTAGE (mV)	RESULTING COMMON- MODE INPUT VOLTAGE (V)
VIA	V <sub>IB</sub>	ν <sub>ID</sub>	V <sub>IC</sub>
1.25	1.15	100	1.2
1.15	1.25	-100	1.2
2.4	2.3	100	2.35
2.3	2.4	-100	2.35
0.1	0	100	0.05
0	0.1	-100	0.05
1.5	0.9	600	1.2
0.9	1.5	-600	1.2
2.4	1.8	600	2.1
1.8	2.4	-600	2.1
0.6	0	600	0.3
0	0.6	-600	0.3

#### PARAMETER MEASUREMENT INFORMATION

### receiver (continued)




NOTE A: All input pulses are supplied by a generator having the following characteristics:  $t_{\Gamma}$  or  $t_{f} \le 1$  ns, pulse repetition rate (PRR) = 50 Mpps, pulse width = 10 ± 0.2 ns.  $C_{L}$  includes instrumentation and fixture capacitance within 0,06 m of the D.U.T.

Figure 6. Timing Test Circuit and Waveforms

#### PARAMETER MEASUREMENT INFORMATION

#### receiver (continued)



NOTE A: All input pulses are supplied by a generator having the following characteristics:  $t_{\Gamma}$  or  $t_{\Gamma} \le 1$  ns, pulse repetition rate (PRR) = 0.5 Mpps, pulse width =  $500 \pm 10$  ns. C<sub>L</sub> includes instrumentation and fixture capacitance within 0,06 m of the D.U.T.




Figure 7. Enable/Disable Time Test Circuit and Waveforms



#### **TYPICAL CHARACTERISTICS**

#### **DISABLED DRIVER OUTPUT CURRENT**

#### VS OUTPUT VOLTAGE





Figure 8

## DRIVER LOW-LEVEL OUTPUT VOLTAGE

## VS



## DRIVER HIGH-LEVEL OUTPUT VOLTAGE

#### HIGH-LEVEL OUTPUT CURRENT







Figure 10

#### TYPICAL CHARACTERISTICS





**DRIVER** HIGH-TO-LOW LEVEL PROPAGATION DELAY TIME






Figure 14

10

VCC = 3.6 V

T<sub>A</sub> - Free-Air Temperature - °C

30

50

70

90

1.5

\_50

-30

-10

#### TYPICAL CHARACTERISTICS

## RECEIVER HIGH-TO-LOW LEVEL PROPAGATION DELAY TIME




Figure 15

## RECEIVER LOW-TO-HIGH LEVEL PROPAGATION DELAY TIME




Figure 16

#### **APPLICATION INFORMATION**

The devices are generally used as building blocks for high-speed point-to-point data transmission. Ground differences are less than 1 V with a low common—mode output and balanced interface for very low noise emissions. Devices can interoperate with RS-422, PECL, and IEEE-P1596. Drivers/receivers maintain ECL speeds without the power and dual supply requirements.




Figure 17. Data Transmission Distance Versus Rate



#### **APPLICATION INFORMATION**

#### fail safe

One of the most common problems with differential signaling applications is how the system responds when no differential voltage is present on the signal pair. The LVDS receiver is like most differential line receivers, in that its output logic state can be indeterminate when the differential input voltage is between -100 mV and 100 mV and within its recommended input common-mode voltage range. TI's LVDS receiver is different in how it handles the open-input circuit situation, however.

Open-circuit means that there is little or no input current to the receiver from the data line itself. This could be when the driver is in a high-impedance state or the cable is disconnected. When this occurs, the LVDS receiver will pull each line of the signal pair to near  $V_{CC}$  through 300-k $\Omega$  resistors as shown in Figure 18. The fail-safe feature uses an AND gate with input voltage thresholds at about 2.3 V to detect this condition and force the output to a high-level regardless of the differential input voltage.




Figure 18. Open-Circuit Fail Safe of the LVDS Receiver


It is only under these conditions that the output of the receiver will be valid with less than a 100-mV differential input voltage magnitude. The presence of the termination resistor, Rt, does not affect the fail-safe function as long as it is connected as shown in the figure. Other termination circuits may allow a dc current to ground that could defeat the pullup currents from the receiver and the fail-safe feature.

#### **MECHANICAL DATA**

#### D (R-PDSO-G\*\*)

#### 14 PIN SHOWN

#### PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.


C. Body dimensions do not include mold flash or protrusion, not to exceed 0.006 (0,15).

D. Falls within JEDEC MS-012

#### **MECHANICAL DATA**

#### DGK (R-PDSO-G8)

#### PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion.


D. Falls within JEDEC MO-187

#### **MECHANICAL DATA**

#### PW (R-PDSO-G\*\*)

#### 14 PINS SHOWN

#### PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third—party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments Post Office Box 655303 Dallas, Texas 75265

Copyright © 2003, Texas Instruments Incorporated